About SiFive

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.  

Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions.  Solutions that will have a huge impact on people's lives; making the world a better place, one processor at a time. 

Are you ready?  

To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.

Job Description:

About the Role

You'll verify high-performance out-of-order RISC-V CPU cores from RTL bring-up through tapeout. This is a hands-on role at the block and core level: you'll write testbench components, build constrained-random and directed stimulus, close coverage, and debug the hard failures that come out of nightly regressions — pipeline hazards, memory-ordering violations, speculation and flush corner cases, and co-simulation divergences between RTL and the golden ISA model.

You'll work directly with core micro-architects and RTL designers, and you'll own verification of specific units (e.g. rename/dispatch, issue queues, load-store unit, MMU/TLB, branch prediction, or the retire/commit path) as well as core-level scenarios.

What You'll Do

• Own the verification plan for one or more OOO core units: extract testable features from the micro-architecture spec, define stimulus and coverage requirements, and drive them to closure.
• Build and extend UVM testbench infrastructure — agents, drivers/monitors, scoreboards, reference models, functional coverage, and assertions (SVA).
• Develop constrained-random test generators and directed tests (C/assembly test programs plus SV stimulus) targeting deep pipeline states: speculative execution and misprediction recovery, replay and livelock scenarios, exception/interrupt injection, memory-ordering and coherence corner cases, and privilege/virtual-memory transitions.
• Debug regression failures end to end: triage waveforms, correlate RTL state against instruction-by-instruction co-simulation mismatches (PC, write-data, CSR state), and reduce failures to a minimal reproducer with a clear root-cause writeup for the designer.
• Drive coverage closure — code, functional, and assertion coverage — including analyzing holes, adding stimulus or coverage waivers with justification, and reporting progress against tapeout milestones.
• Maintain and improve regression health: keep failure signatures triaged and bucketed, reduce noise, and improve turnaround time and debuggability of the test flow.
• Contribute to the verification environment and tooling: build/run flows, log parsers, failure-signature classification, and CI integration.
• Review micro-architecture and RTL changes for verification impact; participate in spec reviews and file spec ambiguities.

Required Qualifications

• BS or MS in Electrical/Computer Engineering, Computer Science, or equivalent.
• 2+ years of professional pre-silicon functional verification experience (MS with strong relevant internship/project experience considered).
• Strong SystemVerilog and UVM: you can write and extend testbench components independently, not just author tests in an existing environment.
• Solid computer-architecture fundamentals: pipelining, caches and cache hierarchy, branch prediction, register renaming, out-of-order issue and in-order retirement, memory consistency and coherence basics.
• Proficiency with a simulator (VCS, Questa, or Xcelium) and waveform debug (Verdi, Visualizer, or similar) — including independently debugging a failing test from log to waveform to root cause.
• Working knowledge of assembly and C at the bare-metal level; comfortable reading disassembly and reasoning about instruction streams.
• Scripting for automation and analysis: Python, plus shell/Makefile fluency.
• Version control and code review workflow (Git).

Preferred Qualifications

• Experience verifying an out-of-order or superscalar core
• RISC-V experience: familiarity with the unprivileged and privileged specs, and with extensions such as vector (V), hypervisor (H), or atomics (A).
• Experience with ISA co-simulation / lockstep golden-model flows (spike or equivalent) and with debugging scoreboard mismatches.
• Random instruction-stream test generators (e.g. Sting, RISCV-DV, force-riscv, or an in-house equivalent) — including constraining and extending a generator, not just running it.
• Formal property verification for control-logic blocks (JasperGold or VC Formal).
• Exposure to memory-model verification, litmus tests, or a coherence/ordering checker.
• Performance verification or performance-counter validation experience.
• Emulation/FPGA prototyping, or post-silicon bring-up exposure.

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in:

Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals.

SiFive is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees.