À propos de ce poste FPGA Engineer chez Astranis
Astranis builds advanced satellites for high orbits, expanding humanity’s reach into the solar system. Today, Astranis satellites provide dedicated, secure networks to highly-sophisticated customers across the globe— large enterprises, sovereign governments, and the US military. With five satellites on orbit and many more set to launch soon, the company is servicing a backlog of more than $1 billion of commercial contracts.
Astranis is the preferred satellite communications partner for buyers with stringent requirements for uptime, data security, network visibility, and customization. Astranis has raised over $750 million from some of the world’s best investors, from Andreessen Horowitz to Blackrock and Fidelity, and employs a team of 450 engineers and entrepreneurs. Astranis designs, builds, and operates its satellites out of its 153,000 sq. ft. headquarters in Northern California, USA.
FPGA Engineer
As an FPGA Engineer you'll be responsible for the architecture, the design, the verification, and test of RTL designs for the FPGAs that go into the spacecraft. You will work closely with the software, DSP and hardware teams to achieve design requirements.
Role
- Design RTL for high performance systems including software defined radios, avionics and ground systems, for commercial and US Government projects
- Work with multiple FPGAs and toolchains
- Interface FPGAs with high speed data converters, memories, MCUs
- Design, implement and test radiation mitigation schemes on FPGA
- Collaborate closely with DSP/radio algorithm designer
- Collaborate closely with embedded firmware and software engineers
- Assist in recruiting, interviewing, and hiring additional teammates to our rapidly-growing team.
Requirements
- US Citizenship or Green Card (This is a legal requirement; no exceptions)
- Bachelor of Science degree in electrical engineering, computer science, computer engineering, or equivalent
- 2+ years of experience
- A passion for hardware development, including working in a fast-paced environment and hands-on design and development
- Experience in designing, implementing, verifying and testing high throughput systems implemented on FPGAs
- Strong proficiency with Verilog (preferably SystemVerilog) for both synthesis and verification
Bonus
- MS or PhD in computer engineering or equivalent
- Experience in at least 1 domain beyond just the logic design. This could be DSP/radio design, software, hi-reliability design (e.g. fault analysis & recover), etc.
- Experience with Xilinx FPGAs
- Experience with modern communication systems (RF, IF/IQ, time/freq domains, modulation)
- Experience with Vivado IDE, TCL
- Familiarity with system level estimates and implications of power, thermal, and real estate
- Experience with high speed data converters (ADCs, DACs, JESD204)
- Experience with circuit level debugging
- Experience with digital communication theory and implementation, such as LDPC implementations
- Experience with space-based systems
- Experience with UVM
Base pay is just one component of Astranis’s total rewards package. Your compensation also includes a significant equity package via incentive stock options, high-quality company-subsidized healthcare, disability and life insurance, 401(k) retirement planning, flexible PTO, and free on-site catered meals.
SMS Terms of Service
1. When you opt in to receive SMS messages from Astranis Space Technologies Corp., we may send you messages related to your job application, including updates, interview coordination, and other recruiting communications.
2. You can cancel the SMS service at any time by replying with any of the following industry standard keywords:
a. STOP
b. STOPALL
c. OPTOUT
d. CANCEL
e. END
f. QUIT
g. UNSUBSCRIBE
h. REVOKE
3. After you opt out, we may send one final text message confirming that you have been unsubscribed. No further recruiting SMS messages will be sent unless you opt in again.
4. To opt back in, reply with any of the following industry standard keywords:
a. START
b. UNSTOP
c. YES
5. For help, reply HELP or contact us at EMAIL or PHONE NUMBER.
6. Carriers are not liable for delayed or undelivered messages.
7. Message and data rates may apply. Message frequency may vary. Contact your wireless provider for details.
8. For more information on how we handle your data, please review our Privacy Policy at: https://www.astranis.com/legal/privacy.
