Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Samsung Semiconductor Inc. (SSI) is advancing the world’s technology. As a leader in Memory, System, LSI and LCD technologies, our US teams contribute to breakthroughs in 5G, SOC, memory and display. With our global perspective and diversity of thought, we proudly serve our customers around the world. We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams.

Samsung Semiconductor Inc is looking for a talented Senior/Staff PLL Designer with strong background and hands-on experience in PLL and clock generation circuit design. The candidate will work on the design and development of high-performance PLL and clocking subsystems for RF transceivers, SerDes, and high-speed I/O applications in advanced deep-submicron CMOS technologies.

What You’ll Do

•    Design RF/Analog PLL and clocking circuits using advanced deep-submicron CMOS technologies.
•    Design Serdes analog PHY circuits using advanced deep-submicron CMOS technologies.
•    Perform system modeling and analysis for mixed signal system.
•    Perform design verification and production support tasks.
•    Work closely with digital and software developers to develop an implementation that meets system requirements.

What You Bring

• Bachelor’s with 10+ years of experience or Master's with 8+ years of experiences or PhD with 5 years of experience in a related field.
• Hands-on experience in designing various frequency synthesizer and clock generation circuits, such as VCO, DCO, charge-pump, analog or digital phase detector, regulators, bandgrap reference, reference clock oscillator and buffer, DLL, phase interpolator, etc. in deep sub-micron CMOS technologies.
• Ability to comprehend PLL loop system knowledge to circuit level specifications. Excellent problem solving and analytical skills are essential.
• Strong knowledge on IC design CAD tools such as Spectre, SpectreRF, AMS simulator, Matlab.
• Familiar Verilog, SystemVerilog programming.
• A thorough understanding of the physical layout requirement and ability to perform the critical layouts.
• Lab testing skills to evaluate the prototype unit to the design specification.
• Motivated to carry out a wide variety of tasks with clear communication and presentation skills in a dynamic team environment.