Jobs Companies Broadcom DFT Lead Engineer

Über diese DFT Lead Engineer Stelle bei Broadcom

Broadcom · Vor Ort · USA-CA San Jose Innovation Drive

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Principal DFT Engineer

Broadcom's ASIC Product Division is seeking candidates for a DFT position at our San Jose, California, Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production.

The candidate would be required to work on various phases of SoC DFT related activities for Broadcom APD (ASIC Products Division)’s designs – DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.

It is expected that you can code using TCL, PERL, RUBY, PYTHON, C++ or similar.

Responsibilities:

  • Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC

  • Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration

  • Working closely with STA and DI Engineers design closure for test

  • Generating, Verifying & Debugging Test vectors before tape release.

  • Validating & Debugging Test vectors on ATE during the silicon bring up phase

  • Assisting with silicon failure analysis, diagnostics & yield improvement efforts

  • Interfacing with the customer, physical design and test engineering/manufacturing teams located globally

  • Working closely with I/P DFT engineers & other stakeholders

  • Debugging customer returned parts on the ATE

  • Innovating newer DFT solutions to solve testability problems in 7nm & beyond

  • Automating DFT & Test Vector Generation flows

 Skills/Experience:

  • Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)

  • Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, etc.)

  • Well-versed in ATPG vector generation, simulation, and  debugging. (TetraMax, Fastscan)

  • Experience in Verilog coding, testbench generation & simulation

  • Memory BIST insertion and verification experience on embedded  (SRAM, CAM, eDRAM, ROM)

  • Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6

  • Basic knowledge Test-STA and constraints

  • Strong background on IEE1687, IJTAG, ICL and PDL 

  • The ability to work in a multi-disciplined, cross-department environment

  • Solid knowledge in analog and digital circuit design, and device physics fundamentals

  • Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles

  • Excellent problem solving, debug, root cause analysis and communication skills

  • Experience working on the ATE is a plus

  • Experience with Serdes, DDR, PCIE, ENET, CXL IOBIST verification and silicon debug is a plus

  • Experience working on Tessent SSN is highly desired


Education & Experience:

  • Bachelors in Electrical/Electronic/Computer Engineering and 12+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 10+ years of relevant industry experience


Compensation and Benefits


The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Bereit, sich bei Broadcom zu bewerben?
Bei Broadcom bewerben

Wie sich dieses Gehalt für Tech Lead vergleicht

Diese Stelle zahlt $186,900/yrim Einklang mit der üblichen Spanne für Tech Lead Stellen.

$100,130 dem Median $163,550 $235,470

Übliche Spanne $131,200–$200,000/yr, aus 2,429 vergleichbaren Tech Lead Anzeigen auf JobsRadar (Vergütung auf USD hochgerechnet). Gehaltseinblicke für Tech Lead ansehen →

Über Broadcom

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

Alle Jobs bei Broadcom ansehen →

Ähnliche Jobs

Broadcom
Senior Custom ASIC Engineering Lead
Broadcom
⚡ Früh bewerben USA-CA San Jose Innovation Dri... Vor Ort $143,800–$230,000
● Neu 👁 Gesehen ✓ Beworben vor 1 Mon.
Broadcom
Senior Custom ASIC Engineering Lead
Broadcom
⚡ Früh bewerben USA-CA San Jose Innovation Dri... Vor Ort $143,800–$230,000
● Neu 👁 Gesehen ✓ Beworben vor 2 Mon.
Broadcom
Senior Custom ASIC Engineering Lead
Broadcom
⚡ Früh bewerben USA-CA San Jose Innovation Dri... Vor Ort $143,800–$230,000
● Neu 👁 Gesehen ✓ Beworben vor 2 Mon.
AstraZeneca
Director, Team Lead, Software Engineering for Computational Pathology (m/f/d)
AstraZeneca
⚡ Früh bewerben AZ Computational Pathology Gmb... Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 10 Min.
AstraZeneca
Director- Software Engineering Lead
AstraZeneca
⚡ Früh bewerben India - Chennai Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 10 Min.
AstraZeneca
Software Engineering Lead
AstraZeneca
⚡ Früh bewerben India - Bangalore Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 10 Min.
Masco
Quality Engineer Lead – Product Services
Masco
⚡ Früh bewerben CA - Ontario - Saint Thomas Vor Ort CA$67,900–CA$106,590
● Neu 👁 Gesehen ✓ Beworben vor 11 Min.
Howden
Lead Business AI Engineer
Howden
⚡ Früh bewerben Home - UK- England Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 46 Min.
Howden
AI Technical Lead
Howden
⚡ Früh bewerben London Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 47 Min.

Registrieren für Vorschläge, die auf die von Ihnen geöffneten Jobs und gespeicherten Suchen zugeschnitten sind.

Mehr Jobs bei Broadcom

Alle Jobs bei Broadcom ansehen →

Jetzt bewerben
🤖

Moment — langsam

JobsRadar wurde für echte Menschen gebaut, die eine schwere Zeit bei der Jobsuche haben — nicht für automatisierte Anfragen. Sie klicken viel zu schnell und sind jetzt vorübergehend blockiert.

Kommen Sie später wieder. Wenn Sie wirklich auf Jobsuche sind, stehen wir hinter Ihnen — verhalten Sie sich einfach wie ein Mensch.

Catch your next role the second it’s posted.

Create a free account and we’ll watch the boards for you — the instant a job matches your search, it lands in your inbox or Telegram. No digging, no refreshing.

Create free account

Free forever · takes 30 seconds · already have one?

Verschaffe dir einen Vorsprung bei der Jobsuche.

Tritt unserem Telegram-Kanal bei für das, was dir hilft, die Stelle zu bekommen — Gehaltsbenchmarks, den wöchentlichen Marktpuls und neue Feature-Drops. Kein Spam, nur Signal.

Dem Kanal beitreten — kostenlos