Jobs Companies Astera Labs Senior Engineer, Analog Mixed Signal Layout

About this Senior Engineer, Analog Mixed Signal Layout role at Astera Labs

Astera Labs · Onsite · Ho Chi Minh City, Vietnam

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

The company seeks a highly motivated and team-oriented individual to work with both layout and design engineers across multiple time zones

As an Integrated Circuit Designer - Layout, you will be part of a key team designing and developing sophisticated advanced node CMOS products.

Key Job Duties:

  • The design and development of the layout for integrated circuits according to electronics engineering principles, using software to create design schematics and diagrams. This will include [floor planning, creating layouts of building blocks and integrating layouts for circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, and CDRs in advanced CMOS nodes. Your focus will include minimizing parasitic and skew, matching, EMIR, and antenna rules on top of DRC and LVS]
  • The management of manufacturing process of the products, including technology yield and performance of the products. 
  • The development of test programmes and procedures to ensure the products meet their performance specifications.
  • The provision of advice on aspects of semiconductor process technology and maintain and repair semiconductor process equipment.

Basic Qualifications:

  • At least a bachelor’s degree in electrical engineering

Required Experience:

  • 4+ years of experience in the development of layouts for highspeed analog IC designs in fin FET technology.
  • Experience with layout extraction tools and to analyzing layout parasitic to achieve high quality layout for highspeed circuits.
  • EMIR and antenna DRC rules aware layout practices.
  • Experience writing SKILL and TCL scripts is highly recommended

 

Pay and Benefits

  • Competitive salary.
  • Performance bonus each year.
  • Long Term Incentive (LTI)
  • Health check each year.
  • Insurance for engineer and family.
  • Lunch Allowance.
  • Company trips.

 

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Ready to apply to Astera Labs?
Apply to Astera Labs

Similar jobs

AL
Principal System Validation Engineer (AI Fabric Switches)
Astera Labs
⚡ Apply early San Jose, California, United S... Onsite $237,000–$237,000
● New 👁 Seen ✓ Applied 7h ago
AL
Senior/Staff System Validation Engineer
Astera Labs
⚡ Apply early Haifa District, Israel Onsite
● New 👁 Seen ✓ Applied 1d ago
AL
Senior Director, Corporate Development
Astera Labs
⚡ Apply early San Jose, California, United S... Onsite $220,000–$280,000
● New 👁 Seen ✓ Applied 3d ago
AL
Junior ASIC Design Engineer
Astera Labs
⚡ Apply early Tel Aviv-Yafo, Tel Aviv Distri... Onsite
● New 👁 Seen ✓ Applied 3d ago
AL
Product Applications Engineer (Switch, NCG)
Astera Labs
⚡ Apply early Vancouver, British Columbia, C... Onsite $130,000–$140,000
● New 👁 Seen ✓ Applied 3d ago
AL
Product Applications Engineer (NCG 2026)
Astera Labs
⚡ Apply early San Jose, California, United S... Onsite $140,000–$150,000
● New 👁 Seen ✓ Applied 3d ago
AL
Director of MFG Test Engineering (ATE)
Astera Labs
⚡ Apply early San Jose, California, United S... Onsite $187,200–$260,000
● New 👁 Seen ✓ Applied 3d ago
AL
Senior Principal Technologist – Memory
Astera Labs
⚡ Apply early San Jose, California, United S... Onsite $205,000–$255,000
● New 👁 Seen ✓ Applied 3d ago
AL
Sales Operations Specialist
Astera Labs
⚡ Apply early Taipei, Taiwan Onsite
● New 👁 Seen ✓ Applied 3d ago

Sign up for suggestions tailored to the jobs you open and the searches you save.

Apply now
🤖

Whoa — hold up

JobsRadar was built for real people having a rough time in their job search — not for automated requests. You're clicking way too fast and you're now temporarily blocked.

Come back later. If you're genuinely job hunting, we've got your back — just act like a human.

Catch your next role the second it’s posted.

Create a free account and we’ll watch the boards for you — the instant a job matches your search, it lands in your inbox or Telegram. No digging, no refreshing.

Create free account

Free forever · takes 30 seconds · already have one?

Get an edge on your job hunt.

Join our Telegram channel for the stuff that helps you land the role — salary benchmarks, the weekly market pulse, and new-feature drops. No spam, just signal.

Join the channel — it's free