Jobs › Companies › d-Matrix › Sr. Staff Power Performance Architect

Über diese Sr. Staff Power Performance Architect Stelle bei d-Matrix

d-Matrix · Hybrid · Santa Clara

Join d-Matrix and help build the future of AI inference. We’ve pioneered a memory-centric architecture that brings compute directly into memory, making AI faster, more energy efficient, and accessible on a global scale. From chips and software to rack-scale systems, our team is tackling some of AI infrastructure’s hardest challenges—and shipping breakthrough technology today.

If you want to create what comes next and help make infinite inference possible, we’d love to hear from you.

Our culture is built on respect, collaboration, and direct communication. We value humility, we believe our different perspectives lead to better solutions, and we’re looking for people who are driven by execution and energized by hard problems.

Role Overview

d-Matrix is looking for a Senior Staff Power Performance Architect to own pre-silicon power estimation across our next-generation AI accelerators. In this role, you will drive both RTL-level and physical-design-level power estimation, and build an architectural power estimation tool that models power from system configuration and die-level metrics for AI workloads. You will partner closely with front-end architects, DV engineers, and backend design teams to identify power activity windows, define performance monitoring requirements, and translate that analysis into hardware capability improvements and die-level design changes. This role also contributes directly to micro-architecture and RTL design, verification, and silicon bring-up, making it central to how d-Matrix balances performance and power efficiency at the silicon level.

What You Will Do

  • Own pre-silicon power estimation for design blocks, spanning both RTL-level and physical-design-level estimation.

  • Partner with front-end and DV engineers to identify power activity windows, and work with the RTL team to implement estimation feedback and optimize power.

  • Build an architectural power estimation tool for AI workloads that computes power from system configuration and die-level metrics, including workload profiling based on memory size, bandwidth, and gate counts of compute/memory blocks.

  • Collaborate with frontend architects and backend design to define performance monitor availability, system requirements, and usage, then drive that analysis into hardware capability improvements and die-level design modifications.

  • Lead micro-architecture and RTL design, synthesis, and logic/physical power-performance verification using leading-edge CAD tools and semiconductor process technologies.

  • Design and implement performance-enabling and power-saving/monitoring functions that support efficient design, test, and debug, and participate in silicon bring-up and validation.

What You Will Bring

  • 8+ years of relevant experience in IC power/performance architecture, RTL, or physical design, with a Master's degree in Electrical Engineering, Computer Engineering, or Computer Science.

  • Solid understanding of power, performance, micro-architecture, RTL, and physical design in the context of digital system and IC design, including the full IC design flow (Arch → uarch → RTL → Schematic → Layout → Verification → Fabrication → HVM).

  • Familiarity with at least one EDA tool for power estimation.

  • Ability to move fluidly between RTL, physical design, and automation, including building script utilities to improve design execution productivity across the design team.

  • Programming proficiency in TCL and Python, with experience using libraries, APIs, data parsing, and algorithmic thinking.

  • Self-motivated with a fast, iterative approach to design work, sound engineering judgment, and a bias toward action.

Preferred Qualifications

  • Exposure to power estimation and performance metrics such as TDP, PMAX, EDP, Peak, and Average.

  • Familiarity with power/frequency scaling techniques (DFS, DVFS, AFS, AVFS).

  • Familiarity with power delivery network (PDN) analysis, including resonance, impedance (Z(f)), and voltage droop analysis.

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individual interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of al applicants. Thank you for your understanding and cooperation.

Bereit, sich bei d-Matrix zu bewerben?
Bei d-Matrix bewerben

Wie sich dieses Gehalt für Architect vergleicht

Diese Stelle zahlt $215,000/yr — im Einklang mit der üblichen Spanne für Architect Stellen.

$148,220 dem Median $244,779 $300,000

Übliche Spanne $201,290–$282,600/yr, aus 43 vergleichbaren Architect Anzeigen auf JobsRadar (Vergütung auf USD hochgerechnet). Gehaltseinblicke für Architect ansehen →

Ähnliche Jobs

d-Matrix
Principal Architect, Performance Analysis and Modeling
d-Matrix
⚡ Früh bewerben Santa Clara Hybrid $195,000–$285,000
● Neu 👁 Gesehen ✓ Beworben vor 1 Std.
Everpure
Lead-to-Order Process Architect
Everpure
⚡ Früh bewerben Santa Clara, California Vor Ort $168,000–$210,000
● Neu 👁 Gesehen ✓ Beworben vor 10 Std.
Everpure
Consulting Field Solutions Architect, Cyber Resilience - West
Everpure
⚡ Früh bewerben Denver, Colorado; Los Angeles,... Vor Ort $171,500–$283,500
● Neu 👁 Gesehen ✓ Beworben vor 1 Tg.
Zscaler
AI Enablement Architect
Zscaler
⚡ Früh bewerben Bellevue, Washington, USA; San... Vor Ort $127,400–$182,000
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Zscaler
Applied AI Architect, HR
Zscaler
⚡ Früh bewerben Bellevue, Washington, USA; San... Hybrid $117,250–$167,500
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
NVIDIA
Open Source Platform Architect
NVIDIA
⚡ Früh bewerben US, CA, Santa Clara Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
NVIDIA
Principal Architect, Accelerated Computing
NVIDIA
⚡ Früh bewerben US, CA, Santa Clara Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 4 Tg.
NVIDIA
Power Architect - New College Grad 2027
NVIDIA
⚡ Früh bewerben US, CA, Santa Clara Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 4 Tg.
Marvell
Network Engineer/AI Fabrics Architect, AI Solutions Lab
Marvell
⚡ Früh bewerben Santa Clara, CA Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 1 Wo.

Registrieren für Vorschläge, die auf die von Ihnen geöffneten Jobs und gespeicherten Suchen zugeschnitten sind.

Mehr Jobs bei d-Matrix

Alle Jobs bei d-Matrix ansehen →

Jetzt bewerben
🤖

Moment — langsam

JobsRadar wurde für echte Menschen gebaut, die eine schwere Zeit bei der Jobsuche haben — nicht für automatisierte Anfragen. Sie klicken viel zu schnell und sind jetzt vorübergehend blockiert.

Kommen Sie später wieder. Wenn Sie wirklich auf Jobsuche sind, stehen wir hinter Ihnen — verhalten Sie sich einfach wie ein Mensch.

Catch your next role the second it’s posted.

Create a free account and we’ll watch the boards for you — the instant a job matches your search, it lands in your inbox or Telegram. No digging, no refreshing.

Create free account

Free forever · takes 30 seconds · already have one?

Verschaffe dir einen Vorsprung bei der Jobsuche.

Tritt unserem Telegram-Kanal bei für das, was dir hilft, die Stelle zu bekommen — Gehaltsbenchmarks, den wöchentlichen Marktpuls und neue Feature-Drops. Kein Spam, nur Signal.

Dem Kanal beitreten — kostenlos