How You Will Contribute:
At Ciena, we are at the forefront of the telecommunications industry, and our Wavelogic modem family of products plays a crucial role in our success. As a Digital Verification Engineer (FEC), you will be an integral part of a team responsible for implementing innovative verification strategies in order to thoroughly simulate and validate functional blocks and subsystems for Ciena’s Forward Error Correction (FEC) IP. Reporting to the ASIC Senior Manager, you will collaborate with a team of Digital Design Engineers, Verification Engineers, and Architects to simulate and validate functional blocks and subsystems.

Responsibilities:

• Read and understand the FEC architecture and functional requirements specification document(s) and communicate and collaborate with FEC designers, DSP modelers, FEC verifiers, systems engineers and architects.

• You will be responsible for developing verification, functional coverage and formal verification test plans.

• Thoroughly validate one or more architectural FEC functional blocks using a combination of simulation, formal, and coverage methods.

• Create testbench environments and components, agents, scoreboard, and test scenarios using System Verilog UVM and C++.

• Perform coverage-driven verification, monitor regressions, and debug failures with the support of the function's designer.

• Provide status updates on verification progress on a regular basis and communicate risks as needed. 

• Mentor and supervise junior verification engineers requiring robust understanding of team outputs to foster peers’ technical and professional growth

• Excellent communication and interpersonal skills with demonstrated ability to convey complex technical concepts clearly and effectively influence stakeholders

• We expect you to have:

  • Detail-oriented – Deliver on objectives through meticulous, thorough, and comprehensive work.

  • Problem solver – Analyze and solve complex technical problems using engineering principles.

  • Commitment to learning – Keep abreast of technology developments and are keen to share your knowledge with others.

The Must Haves:

• 10+ years of experience in verification.

• Minimum Bachelor's degree in Electrical, Computer or Software Engineering.

• Significant experience in using C/C++, System Verilog, UVM, SVA, and simulators from major vendors.

• Proven ability to determine comprehensive digital verification and coverage strategies

• Proven ability to foster a culture of innovation and continuous improvement within the team via demonstrated leadership and communication capabilities

• Strong decision-making skills with the ability to analyze complex situations, evaluate options and implement effective solutions to meet deliverables.

Assets:

• Experience with formal verification methods.

• Strong background in Forward Error Correction (FEC) and/or DSP.

• Familiarity with programming languages such as: Python, Make, bash, object-oriented programming, C, C++.

• Proficiency in bug tracking using Jira and source code management and revision tracking using GIT.

• Previous experience leading a team.

• Previous experience mentoring.

Pay Range: The annual salary range for this position in Ottawa is $133,100 - $212,500.

#LI-BH #LI-Onsite