Jobs › Companies › Cadence Design Systems › Lead Design Engineer

Über diese Lead Design Engineer Stelle bei Cadence Design Systems

Cadence Design Systems · Vor Ort · AUSTIN

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Core Responsibilities

 

 

  • Strategy and Architecture

Verification Planning: Define the overall verification strategy, including the choice of methodology (typically UVM/SystemVerilog), tools, and infrastructure.

Testbench Architecture: Design scalable, reusable, and robust verification environments. This includes developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.

Feature Extraction: Analyze architectural specifications to identify critical features and corner cases that require rigorous testing.

 

  • Execution and Technical Leadership

Development: Write complex test cases and sequences to achieve high functional coverage.

Debug: Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.

Constraint Random Testing: Implement constrained-random stimulus generation to explore the design space beyond directed tests.

Formal Verification: Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.

 

  • Metric Management

Coverage Analysis: Monitor and analyze functional and code coverage metrics.

Gate-Level Simulation (GLS): Oversee simulations on the synthesized netlist to verify timing and reset behavior.

Sign-off: Define the "definition of done" and provide final technical approval for the verification phase.

 

  • Soft Skills and Leadership

Mentorship: Guiding junior engineers on coding standards and debugging techniques.

Cross-functional Collaboration: Acting as the primary technical point of contact between the design, architecture, and emulation teams.

Project Management: Managing timelines, identifying risks in the verification schedule, and prioritizing tasks to meet project deadlines.

 

Required Qualifications

B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field

4–7 years of hands-on DV experience in semiconductor/ASIC/SoC companies

We’re doing work that matters. Help us solve what others can’t.

Bereit, sich bei Cadence Design Systems zu bewerben?
Bei Cadence Design Systems bewerben

Über Cadence Design Systems

Additional Jobs Equal Employment Opportunity Policy: Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy(opens in a new tab) We welcome your interest in the company and want to make sure our job site is accessible to all. If you experience difficulty using this site or to request a reasonable accommodation, please contact [email protected] . Privacy Policy: Job Applicant If you are a job seeker creating a profile using our careers website, please see the privacy policy(opens in a new tab) . E-Verify Cadence participates in the E-Verify program in certain U.S. locations as required by law. Download More Information on E-Verify (64

Alle Jobs bei Cadence Design Systems ansehen →

Ähnliche Jobs

Cadence Design Systems
Principal Software Engineer
Cadence Design Systems
⚡ Früh bewerben HSINCHU Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Cadence Design Systems
Group Director, Global Physical Security
Cadence Design Systems
⚡ Früh bewerben SAN JOSE Vor Ort $196,000–$364,000
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Cadence Design Systems
Principal Program Manager
Cadence Design Systems
⚡ Früh bewerben AUSTIN Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Cadence Design Systems
Software Engineer II – Agentic AI & Infrastructure
Cadence Design Systems
⚡ Früh bewerben KATO SCHOLARI 01 Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Cadence Design Systems
Digital ASIC Design / Verification Engineering Intern/Co-Op
Cadence Design Systems
⚡ Früh bewerben TORONTO 02 Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Cadence Design Systems
Principal Customer Servie Engineer(CS4)
Cadence Design Systems
⚡ Früh bewerben TOKYO 05 Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Cadence Design Systems
Principal Product Engineer - In-Design Physical Verification (DRC/FILL)
Cadence Design Systems
⚡ Früh bewerben GYEONGGI-DO (Seoul) Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Cadence Design Systems
Product Engineering Architect (3D IC, Heterogeneous Integration & Advanced Packaging)
Cadence Design Systems
⚡ Früh bewerben SAN JOSE Vor Ort $185,500–$344,500
● Neu 👁 Gesehen ✓ Beworben vor 3 Tg.
Cadence Design Systems
Product Engineer (3D IC, Heterogeneous Integration & Advanced Packaging)
Cadence Design Systems
⚡ Früh bewerben SAN JOSE Vor Ort $140,000–$260,000
● Neu 👁 Gesehen ✓ Beworben vor 3 Tg.

Registrieren für Vorschläge, die auf die von Ihnen geöffneten Jobs und gespeicherten Suchen zugeschnitten sind.

Mehr Jobs bei Cadence Design Systems

Alle Jobs bei Cadence Design Systems ansehen →

Jetzt bewerben
🤖

Moment — langsam

JobsRadar wurde für echte Menschen gebaut, die eine schwere Zeit bei der Jobsuche haben — nicht für automatisierte Anfragen. Sie klicken viel zu schnell und sind jetzt vorübergehend blockiert.

Kommen Sie später wieder. Wenn Sie wirklich auf Jobsuche sind, stehen wir hinter Ihnen — verhalten Sie sich einfach wie ein Mensch.

Catch your next role the second it’s posted.

Create a free account and we’ll watch the boards for you — the instant a job matches your search, it lands in your inbox or Telegram. No digging, no refreshing.

Create free account

Free forever · takes 30 seconds · already have one?

Verschaffe dir einen Vorsprung bei der Jobsuche.

Tritt unserem Telegram-Kanal bei für das, was dir hilft, die Stelle zu bekommen — Gehaltsbenchmarks, den wöchentlichen Marktpuls und neue Feature-Drops. Kein Spam, nur Signal.

Dem Kanal beitreten — kostenlos