Jobs › Companies › Altera › Design Engineer

Über diese Design Engineer Stelle bei Altera

Altera · Vor Ort · Bengaluru, Karnataka, India

Job Details:

Job Description:

Altera is seeking a highly motivated Design Engineer to contribute to the development of cutting-edge FPGA and SoC solutions. In this role, you will be involved in the full design lifecycle, from concept to silicon, ensuring high-quality and high-performance products.


Job Responsibilities:

  • Perform RTL design, verification, and synthesis of complex digital circuits for FPGA and SoC products.
  • Develop and execute comprehensive test plans and verification environments using industry-standard methodologies.
  • Collaborate with architecture, validation, and software teams to define specifications and ensure design integrity.
  • Analyze and debug design issues, performing root cause analysis and implementing effective solutions.
  • Optimize designs for performance, power, and area targets.
  • Participate in design reviews and contribute to continuous improvement of design methodologies and processes.
  • Generate design documentation, including specifications, test plans, and release notes.
  • Preferred to have system level understanding
  • Proficiency with System Verilog and RTL coding skills,  timing closure, or STA, targeting high performance designs·      
  • Very good understanding of latest protocol specifications for memory, bus protocol specification like AXI, PCIe and Ethernet interfaces, Security IPs (for ex: MACSec)·      
  • Experience with FPGA tools and timing closure
  • Hardware power-on and debug·      
  • New product release and rollout support·      
  • Customer technical support

Qualifications:

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 3+ years of experience in digital IC design, with a focus on RTL design and verification.
  • Proficiency in Verilog or SystemVerilog for RTL design and testbench development.
  • Experience with industry-standard EDA tools for simulation, synthesis, and static timing analysis.
    Strong understanding of digital design fundamentals, including clock domain crossing (CDC) and reset synchronization.
  • Familiarity with scripting languages such as Python or Perl.
  • Excellent problem-solving, analytical, and debugging skills.
  • Strong communication and interpersonal skills, with the ability to work effectively in a team environment.
  • Prior experience with FPGA architectures and design flows is a plus.

Job Type:

Regular

Shift:

Shift 1 (India)

Primary Location:

Bengaluru, Karnataka, India

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Bereit, sich bei Altera zu bewerben?
Bei Altera bewerben

Über Altera

About Altera Altera: Accelerating Innovators Altera provides leadership programmable solutions that are easy-to-use and deploy in applications from cloud to edge, offering limitless AI possibilities. Our end-to-end broad portfolio of products including FPGAs, CPLDs, Intellectual Property, development tools, System on Modules, SmartNICs and IPUs provide the flexibility to accelerate innovation. Altera is helping to shape the future through pioneering innovation that unlocks extraordinary possibilities for everyone on the planet.

Alle Jobs bei Altera ansehen →

Ähnliche Jobs

Altera
Product Validation Engineer
Altera
⚡ Früh bewerben Penang 15, Penang, Malaysia Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 12 Std.
Altera
Product Development Engineer
Altera
⚡ Früh bewerben Penang 15, Penang, Malaysia Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 12 Std.
Altera
Software Engineer - Factory Apps - Intern
Altera
⚡ Früh bewerben Toronto, Ontario, Canada Vor Ort CA$95,000–CA$100,000
● Neu 👁 Gesehen ✓ Beworben vor 1 Tg.
Altera
Internship – FPGA Software Design Engineer
Altera
⚡ Früh bewerben Marlow, Buckinghamshire, Unite... Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 1 Tg.
Altera
Application Engineer
Altera
⚡ Früh bewerben Penang 15, Penang, Malaysia Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Altera
Internship – FPGA Hardware Design Engineer
Altera
⚡ Früh bewerben Marlow, Buckinghamshire, Unite... Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Altera
FPGA Development Tools Engineer
Altera
⚡ Früh bewerben Penang 15, Penang, Malaysia Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 2 Tg.
Altera
Senior Director, Silicon Architecture and Design Engineering (Ethernet/PCIe)
Altera
⚡ Früh bewerben San Jose, California, United S... Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 3 Tg.
Altera
Lead Design Verification Engineer
Altera
⚡ Früh bewerben Penang 15, Penang, Malaysia Vor Ort
● Neu 👁 Gesehen ✓ Beworben vor 3 Tg.

Registrieren für Vorschläge, die auf die von Ihnen geöffneten Jobs und gespeicherten Suchen zugeschnitten sind.

Mehr Jobs bei Altera

Alle Jobs bei Altera ansehen →

Jetzt bewerben
🤖

Moment — langsam

JobsRadar wurde für echte Menschen gebaut, die eine schwere Zeit bei der Jobsuche haben — nicht für automatisierte Anfragen. Sie klicken viel zu schnell und sind jetzt vorübergehend blockiert.

Kommen Sie später wieder. Wenn Sie wirklich auf Jobsuche sind, stehen wir hinter Ihnen — verhalten Sie sich einfach wie ein Mensch.

Catch your next role the second it’s posted.

Create a free account and we’ll watch the boards for you — the instant a job matches your search, it lands in your inbox or Telegram. No digging, no refreshing.

Create free account

Free forever · takes 30 seconds · already have one?

Verschaffe dir einen Vorsprung bei der Jobsuche.

Tritt unserem Telegram-Kanal bei für das, was dir hilft, die Stelle zu bekommen — Gehaltsbenchmarks, den wöchentlichen Marktpuls und neue Feature-Drops. Kein Spam, nur Signal.

Dem Kanal beitreten — kostenlos