Location: Shanghai, China (Hybrid) or Camarillo, CA

Job Summary:

Reporting to the Sr. Director, Quality Engineering, this person will be responsible for interfacing with foundries and working with Design, Product, and Test Engineering to improve product quality and manufacturability. This position requires a thorough understanding of fab process and fabless product engineering practices in a high-volume wafer manufacturing environment. Support and establish procedures for new product introduction, technology development, process transfers, and failure analysis investigations for TVS (Transient Voltage Suppressor) and AMW (Advanced Mixed-signal/Wireless) product lines manufactured.

Responsibilities:

• Interface between semiconductor manufacturing foundries and BU engineering teams.
• Work with Test, Product, and Design teams to ensure effective remediation of issues and proactive focus on effective test coverage and optimization of outgoing quality improvement processes, SCARs, Scorecards, Supplier Technical Audits.
• Actively collaborate in new process development for TVS/AMW technologies.
• Manage Quality Continuous Improvement activities through data analysis, root cause identification, and implementation of corrective and preventative actions across the Product Development Cycle.
• Assist in the correlation of Wafer Sort, Process Eval, and Final Test activities for quality enhancements.
• Participate in and drive DFM, DFT, and FMEA activities within the DE/PE/TE groups Semtech and Foundry.

Minimum Qualifications:

• Master's Degree in Electrical/Electronic Engineering, Applied Physics, Material Science Engineering, or a related field. PhD is a plus.
• Solid knowledge of product engineering fundamentals with an emphasis on discrete and protection devices, analog/mixed-signal, and power/RF technologies relevant to TVS and AMW products.
• Solid knowledge of semiconductor device physics, including practical experience with TVS/ESD protection devices, diodes, bipolar, BCD (Bipolar-CMOS-DMOS), and power/analog CMOS process technologies. Experience with ASMC process platforms is a plus.
• Ability to identify semiconductor device failure mechanisms.
• Seven plus years of demonstrated experience in at least one or a combination of product engineering, design, or foundry process integration in a complex IC merchant environment. IDM or fabless experience is acceptable.
• Effective communicator with the ability to interface at all levels within the organization, possessing a thorough written and verbal command of the English language.

Desired Qualifications

• Advanced degree in an applicable Engineering/Science field.
• Experience in semiconductors, foundry/integrated circuits manufacturing and test, ideally with discrete, protection, or power/analog product lines.
• Direct working experience with ASMC or comparable China-based/analog-power foundries.
• Proven ability to solve problems and analyze data using statistical concepts and tools.
• Exposure to Lean Manufacturing and Six Sigma methodologies, ideally Green/Black Belt certified.
• Ability to work on multiple high-priority projects and provide guidance to junior engineers when necessary.
• Good written and verbal communication skills.

#LI-Hybrid