Über diese Lead Verification and Validation Engineer Stelle bei GE Vernova
GE Vernova · Vor Ort · Noida
Job Description Summary
Lead Verification & Validation Engineer will be responsible for the delivery of the of HVDC Controls & Protection Verification and Validation team’s activities on time / as per Project Scheduled through proper coordination between Project and department. The role involves technical leadership on the various work packages within the department ensuring that they meet the requirements, and the relevant processes are followedJob Description
Essential responsibilities:
- Prepare and maintain Validation & Verification team’s activity plans as per the Project scheduled.
- Design, create Factory System Test (FST) cases and review results against design requirements including leading Factory Acceptance Tests (FAT) with clients.
- Developing HVDC System and plant modelling in electromagnetic transient tools like PSCAD, RSCAD, EMTP-RV etc including undertaking Dynamic Performance Studies and Protection co-ordination.
- Preparing control system requirements for the RTDS Lab setup including AC DC interface requirement, Plant Emulator Interface requirement and RSCAD Power system network conversion, modelling, and verification.
- Support New Product Introduction (NPI) to develop existing and new products and tools.
- Provide support to Commissioning Engineers during Dynamic commissioning at Site.
- Support continual improvement, raising the effectiveness and efficiency of the team through the introduction of tools, methods and process improvements and coordinating with the Continuous Improvement leaders.
Qualifications and requirements:
- Engineering degree or equivalent including power systems and power electronics subjects or proven equivalent knowledge and experience in HVDC business.
- Significant experience in the position of Verification Engineer in High Voltage field, with experience as a Control & Protection design Engineer. Good knowledge of overall 400kV substation, HVDC system (LCC/VSC/SVC) including control and protection system is essential.
- Experience of developing and working with PSCAD and RSCAD models is essential including knowledge of Overall HVDC System Operational Behaviour.
- Experience in technical leadership with ability to manage team of validation engineers
- Strong communication skills with a fluency in English language.
- Willingness to travel to support projects globally and readiness for flexible with working hours
- Knowledge of applicable electrical standards such as IEC 61850, IEC 62351, IEC 12207, IEEE 15288, IEC 25010, IEC 27032, NERC/CIP.
Desired characteristics
- Process improvement or RCA experience or certification
- Experience on MATCAD, PSS/E and MATLAB SIMULINK, EMTP-RV, Digsilent etc will added advantage.
- Excellent communication and interpersonal skills
Additional Information
Relocation Assistance Provided: Yes
Bereit, sich bei GE Vernova zu bewerben?
Bei GE Vernova bewerben