We are looking for a Lead RTL Design Engineer to own microarchitecture definition and RTL implementation across the dataflow execution fabric, memory subsystem, on-chip interconnect/NoC, low-power logic, and standard peripheral IP (RiscV, NVM, I2S, I2C) integration. You will work from architecture spec through synthesis-ready RTL, collaborating with architects, microarchitects, DV leads, physical design, and firmware teams to tape out an industry leading power-efficient SoC.

This is a unique opportunity to be a part of a newly formed HW engineering org and have an influence on our products and processes as we move from the initial stages of product development to market release and scaled volume production.  Join our team and help us shape the future of computing at the edge and beyond!

Key Responsibilities 

• Microarchitecture definition (core focus): Own the design and definition of processor and compute-unit microarchitecture, including dataflow pipelines, execution units, and interfaces. Set performance, power, and area targets, and guide the team toward achieving them.
• On-chip interconnects and system integration: Define and drive the design of on-chip networks and data movement across the fabric, balancing performance, scalability, and implementation constraints in collaboration with physical design.
• Memory subsystem & system architecture: Define the interface to the memory subsystem, including data movement, ordering, and synchronization behavior, ensuring a clean and scalable model for software and future system expansion.
• Reconfiguration and execution model: Lead the architecture of configuration, scheduling, and execution of workloads on the fabric, including multi-kernel support and interaction with host systems.
• Power management and low-power design: Drive power architecture across the design, including clocking, reset, power domains, and low-power strategies to meet aggressive energy and efficiency goals.
• HW/SW co-design: Collaborate closely with compiler and software teams to define the hardware execution model, ensuring efficient mapping of workloads onto the architecture.

Specifications, Documentations and Reviews: Author and own uArch specification documents for assigned blocks; drive design reviews with architecture, compiler, DV, and physical design stakeholders.

• Mentoring and process improvement: Mentor senior and junior RTL engineers; review RTL, flag microarchitecture risks, and enforce coding style and lint-clean standards across the team.
• Driving PPA Metrics: Participate in PPA analysis loops: synthesize blocks regularly, review area/timing/power reports, and make data-driven tradeoffs against performance and feature requirements.
• DV Collaboration: Collaborate with DV leads to define/review verification plans; provide directed test scenarios for graph execution corner cases, back-pressure conditions, and power state transitions.
• Silicon Bring-up: Support silicon bring-up: contribute scan/ATPG guidelines, review DFT insertion, and provide RTL-level debug assistance during lab validation.

Required Qualifications & Experience

• 8+ years of RTL design experience with tape-out ownership of dataflow based design, on chip networks, memory subsystems  or peripheral integration on a processor or accelerator SoC.
• Deep proficiency in SystemVerilog for RTL — synthesis-clean, lint-clean, timing-aware; able to design complex state machines, arbiters, token flow controllers, and datapath logic from scratch.
• Solid understanding of parallel execution models: dataflow, SIMD, or systolic array architectures; familiarity with the hardware challenges of token-based firing-rule evaluation and producer-consumer synchronization.
• Hands-on experience with on-chip memory design: SRAM wrappers, scratchpad/TCM, banking, and memory-mapped register interfaces.
• Experience with low-power RTL techniques: UPF-driven flows, clock gating, power domains, retention registers, and AON wakeup logic.
• Familiarity with at least one standard on-chip bus protocol (AXI, AHB, APB, TileLink, or NoC equivalent) at the RTL implementation level.
• Experience taking RTL through synthesis and timing closure; ability to read and act on SDC constraints, STA reports, and synthesis QoR summaries.
• Strong written communication skills; able to produce uArch specs and design review material independently.
• Experience with memory compiler toolchains

Desired Qualifications & Experience Requirements 

• Prior RTL ownership of a dataflow engine, neural processing unit (NPU), or streaming DSP architecture with explicit producer-consumer token management.
• Experience collaborating with compiler or graph-optimization teams to co-design hardware execution models and graph IR representations.
• Familiarity with NVM controller RTL (MRAM, RRAM) including ECC, program/erase sequencing, and model weight storage use cases.
• Experience with IoT-class power budgets (sub-10 mW active, sub-100 µW standby) and the RTL design choices they necessitate.
• Familiarity with functional safety standards (ISO 26262, IEC 61508) as applied to execution fabric error detection and power domain isolation.
• Exposure to AI framework graph formats (ONNX, TFLite) and understanding of how graph compilation maps to hardware execution primitives.
• Tape-out credits on an edge-AI, IoT, or wearable SoC at 12nm or below.
• Experience with formal verification of flow-control logic, deadlock freedom, or bus protocol compliance.

We offer a competitive salary for this role, generally ranging from $160,000 to $250,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.

Efficient is looking for a seasoned Design Verification & Emulation Manager to staff, lead and scale our verification and emulation organization which is part of our newly formed HW engineering organization. This is a high-impact leadership role responsible for ensuring silicon correctness and system-level readiness across multiple industry defining product lines. You will own the verification strategy from block-level to full-chip, drive emulation-based validation for early software enablement, and build a world-class team of verification and emulation engineers.

This role combines deep technical expertise with strong people leadership and program execution skills, and is ideal for someone who thrives at the intersection of architecture, verification methodology, hardware-software integration, and team building. This is a unique opportunity to have an influence on our products and processes as we move from the initial stages of product development to market release and scaled volume production.  Join our team and help us shape the future of computing at the edge and beyond! 

Key Responsibilities 

• Define end-to-end verification strategy from block-level through full-chip simulation to emulation and prototyping
• Own UVM-based methodology, including constrained-random, coverage-driven closure, assertions, and formal verification adoption
• Drive emulation platform strategy — platform selection, capacity planning, compilation flows, and multi-project scheduling
• Enable system-level validation on emulation — processor boot, OS bring-up, firmware execution, and IO exercising
• Deliver pre-silicon platforms for early software development in partnership with firmware and software teams
• Establish hybrid simulation-emulation methodologies using transactor-based interfaces to maximize both environments
• Own functional coverage models and sign-off criteria, driving closure across simulation and emulation combined
• Lead debug and root cause analysis across simulation and emulation, driving cross-functional bug resolution
• Manage verification dashboards, bug tracking, and regression health to provide clear visibility to program leadership
• Build, mentor, and scale a high-performing team of verification and emulation engineers
• Drive verification schedules and risk mitigation aligned with chip program milestones and tapeout readiness
• Represent verification and emulation in tapeout readiness reviews and program-level decision forums
• Collaborate cross-functionally with Compiler Team, RTL design, architecture, DFT, physical design, and post-silicon teams
• Manage emulation lab infrastructure, including hardware resources, licensing, and vendor relationships
• Evaluate and adopt new EDA tools and methodologies, including AI/ML-assisted verification techniques.
• Define right DV  mix for in-house  vs outsourcing to 3rd party vendors. Coordinate 3rd party vendor resources towards achieving project goals.

Required Qualifications & Experience 

• Education: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field. PhD is a plus.
• Experience: 12+ years of progressive experience in ASIC/SoC design verification, with at least 3–5 years in a management or senior technical leadership role overseeing both verification and emulation functions.
• Verification Methodology: Deep expertise in UVM, constrained-random verification, functional coverage, assertions (SVA), and simulation-based debug. Strong understanding of formal verification techniques.
• Emulation Platforms: Hands-on experience with at least one major emulation platform (Palladium, ZeBu, or Veloce) and familiarity with FPGA prototyping flows.
• Languages & Tools: Strong proficiency in SystemVerilog, Verilog, and C/C++ for testbench and reference model development. Experience with Python, Tcl, and scripting for flow automation.
• SoC Architecture: Solid understanding of modern SoC architectures — processors (ARM, RISC-V), cache coherency, interconnects (AMBA AXI/ACE/CHI), memory subsystems, and common peripherals.
• Leadership: Demonstrated ability to build, mentor, and manage verification teams of 10+ engineers. Experience hiring, developing talent, and scaling teams.
• Execution: Strong track record of driving verification closure and tapeout sign-off on complex designs (multi-million gate, multi-clock domain, multi-power domain).

Preferred Qualification

• Experience with portable stimulus standard (PSS / Accellera) for verification reuse across simulation and emulation.
• Background in power-aware verification (UPF/CPF-based) and low-power design verification challenges.
• Experience with AI/ML-assisted verification techniques (e.g., intelligent coverage convergence, ML-driven regression optimization).

We offer a competitive salary for this role, generally ranging from $210,000 to $250,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.

Efficient is seeking a Lead STA Engineer to join our growing team. The Timing Lead will work on timing convergence and methodology hands on for the world’s most energy-efficient, general-purpose processor. This role will be in the newly formed hardware engineering group and will focus on designing in state of the art finfet technologies. The role is cross functional and we are a integrated highly interdisciplinary team of world class engineers.

This is a unique opportunity to get in at the early stages of a hardware engineering organization and have influence on our products as we move from initial stages of product development to market release and scaled volume production. Join our team and help us shape the future of computing at the edge and beyond!

Key Responsibilities

• Drive and develop Timing flows, methodology for state of the art finfet and multi patterning  based technologies from scratch in Cadence Tempus or Synopsys Primetime.
• Own and drive timing convergence of IP, Subsystem and SOC blocks.
• Define timing margining, PVTRC corner definitions, extraction methodology , signoff timing to SYN/PNR correlation.
• Develop slew rate, glitch noise checks to ensure robust design quality.
• Develop custom timing checks as pertains to Efficients proprietary Ultra low power architecture.
• Work closely with RTL team, DFT and IP vendors to define and drive SDC constraints.
• Have an in-depth understanding of all collaterals for all hard and soft IPs used by the design.
• Partner with post-si products bring up team to ensure good pre-si to post-si correlation from a timing perspective.
• Work with 3rd party vendor resources and coordinate their work in the timing domain.
• Continuously work on improving flow consistency and efficiency in the context of multiple product type swim lanes.

Required Qualifications

• Master's degree in Electrical Engineering with 5+ years of industry experience or PhD in Electrical Engineering with 3+ years of industry experience
• Proven track record of delivering IP/SS (or SoC) STA sign-off for multiple tape-outs in 12nm or below process technologies.
• Experience with EDA flow using Cadence/Synopsys/Mentor tools for STA/simulations (PT/Hspice) with hierarchical design and abstraction techniques
• Hands-on experience in  timing convergence of high-frequency and low power designs.
• Expert knowledge of static timing analysis, defining constraints and exceptions, corners/voltage definitions and timing margining.
• Experience with low power implementation typical in industry and how timing convergence impacts power draw ensuring we are making optimal tradeoffs.
• Excellent scripting skills in TCL, shell and python.

Desired Qualifications 

• Knowledge of computer architecture
• Knowledge of physical design and ASIC implementation
• Experience in full chip sign-off budgeting
• Knowledge of circuit design, device physics, deep sub-micron technology, and SOI technology and its implications to physical design
• Proficiency with industry-grade physical design flow and hands-on building CAD flow infrastructure for PD engineers.
• Definition of design constraints for static timing analysis (synthesis, pre/post‑cts, sign‑off) and corners/voltage definitions.
• Experience in integrating analog or mixed-signal macro on top-level design.

We offer a competitive salary for this role, generally ranging from $200,000 to $250,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.

If you are a Computer Architect who wants to impact the transformation of the next evolution of computing, we would like to talk to you. Efficient is hiring an Computer Architect with experience in design-space exploration across the hardware-software interface. We seek individuals who are comfortable designing and executing experiments and interpreting and visualizing data.

This is a unique opportunity to get in at the ground level and have influence on our products as we move from initial stages of product development to market release and scaled volume production. Join our team and help us shape the future of computing at the edge and beyond!

Key Responsibilities

• Work with Compiler and Digital Design teams to define the hardware-software interface for Efficient’s Fabric architecture.
• Work with Applications and Embedded teams to analyze the performance and efficiency of key applications on the Fabric and competing architectures.
• Build simulation infrastructure to quickly and accurately model the performance of the Fabric.
• Build visualization dashboard infrastructure to continuously monitor the performance and efficiency of the Fabric architecture.
• Design & execute experiments to perform a design-space exploration of the Fabric architecture and optimize it for key applications.
• Collect and analyze data from design-space explorations.
• Write internal reports, white papers, and research publications on the Fabric architecture.

Required Qualifications

• Master’s degree in Computer Science or Electrical Engineering and 3+ years of industry experience, or a doctoral degree in Computer Science or Electrical Engineering.
• Extensive experience (3+ years) in designing and implementing architectural/microarchitectural simulators.
• Excellent coding skills in C++, Bash, and Python.
• Familiarity with data analysis and visualization tools like numpy, matplotlib, and Mathematica.
• Excellent technical communication skills in presentation and writing.

Preferred Qualifications

• Track record of research publications in computer architecture.

We offer a competitive salary for this role, generally ranging from $160,000 to $220,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.

 Efficient is seeking a CAD Lead - PD flows/infrastructure  to join our growing team. The ideal CAD Lead would have worked on significant portion of the full gamut of Physical Design flows and flow infrastructure (flowtracer etc).  This role is in a newly formed hardware engineering group and is the seed hire for this discipline. You will get to setup CAD flows and infra from scratch and influence and shape this aspect in the future.

This is a unique opportunity to get in at the early stages of a hardware engineering organization and have influence on our products as we move from initial stages of product development to market release and scaled volume production. Join our team and help us shape the future of computing at the edge and beyond!

Key Responsibilities

• Drive and develop PD flows, methodology for state of the art finfet and multi patterning  based technologies from scratch in Cadence Tempus or Synopsys Primetime.
• Help develop repeatable, predictable , design and process agnostic PD flows.
• Develop state of the art flow infrastructure to enable consistent and rapid design under tight schedule constraints for multiple product lines in the energy efficient edge AI computing market.
• Work closely with PD team leads to propose and develop end to end build and signoff flows.
• Build regression frameworks for ensuring high quality flows and achieve hardware engineering vision of spending 90% or more time on actual design tasks and NOT wrestling with tools.
• Develop collateral quality checking utils to ensure high design efficiency.
• Develop and deploy a unified environment for specifying all collaterals (stdcell, memory, PDK, hardips…)  and all flow dependencies (cycle time, PVTRC corners, per flow design and process dependent configuration).
• Work with 3rd party vendor resources and coordinate their work.
• Continuously work on improving flow consistency and efficiency in the context of multiple product lines.

Required Qualifications

• Master's degree in Electrical Engineering with 5+ years of industry experience or PhD in Electrical Engineering with 3+ years of industry experience
• Strong python other scripting programming skills.
• Experience in developing workflow orchestration infrastructure or tools for hardware development (Airflow, flowtracer etc)
• Familiarity with kubernetes and containerization
• Experience implementing regression frameworks
• SQL or other database proficiency (MongoDB ..)
• Intimate knowledge of hardware design workflows for Physical Design and RTL/DV.
• Excellent scripting skills in TCL, shell and python.

Desired Qualifications & Experience Requirements

• Experience in full chip RTL/DV and PD flows.
• Knowledge of circuit design, device physics, deep sub-micron technology, and SOI technology and its implications to physical design
• Proficiency with industry-grade physical design flow and hands-on building CAD flow infrastructure for PD engineers.
• Definition of design constraints for static timing analysis (synthesis, pre/post‑cts, sign‑off) and corners/voltage definitions.
• Experience in integrating analog or mixed-signal macro on top-level design.
• Experience in verifying IP collaterals.

We offer a competitive salary for this role, generally ranging from $180,000 to $220,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.

Efficient is seeking a Physical Design - Front End Lead  to join our growing team. The ideal candidate would drive front-end PD methodology (Synthesis, LEC, CLP, Low Power Design) hands on. We believe in a correct-by-construction philosophy and place a great emphasis on ensuring frontend flows accurately model signoff considerations. The Front End lead will ensure that we have methodologies in place to ensure the design built considers the right tradeoff between timing and power and optimizes for both aspects. The role is cross functional and we are an integrated highly interdisciplinary team of world class engineers. 

This is a unique opportunity to get in at the early stages of a hardware engineering organization and have influence on our products as we move from initial stages of product development to market release and scaled volume production. Join our team and help us shape the future of computing at the edge and beyond!

Key Responsibilities

• Drive and develop frontend flows and methodology for the industry defining Energy efficient general purpose processors.
• Ensure synthesis flows accurately model all aspects of PPA to enable highly optimized and correct by construction design to enable tight and quick design loops and design convergence
• Develop LEC flows to continuously assess logical correctness of the design as the design progresses to mature thru the design lifecycle.
• Define UPF methodology and develop and converge UPF for all complex subsystems and SOC in collaboration with RTL
• Develop Conformal based ECO flows with an aim to address ALL ECOs rapidly..
• Develop flows for rapid uarch prototyping in conjunction with RTL.
• Deploy power and physical aware synthesis flows.
• Work with 3rd party vendor resources and coordinate their work.
• Continuously work on improving flow consistency and efficiency in the context of multiple product lines.

Required Qualifications

• Master's degree in Electrical Engineering with 5+ years of industry experience or PhD in Electrical Engineering with 3+ years of industry experience
• Experience with EDA flow using Cadence/Synopsys/Mentor tools for frontend flows, like Genus, Fusion Compiler, Design Compiler, Conformal, Formality.
• Experience with hierarchical design and modelling
• Hands-on experience in convergence of high-frequency and low power designs.
• Knowledge of static timing analysis, defining constraints and exceptions and low power design techniques (isolation, level shifting, power switches..).
• Experience with low power implementation typical in industry,
• Excellent scripting skills in TCL, shell and python.

Desired Qualifications & Experience Requirements

• • Experience in design space exploration for maximizing PPA using synthesis flows. Doing feasibility level sweeps to figure out optimal design build points.
  • Proficiency with industry-grade physical design flow.
  • Definition of design constraints.
  • Knowledge of technology fundamentals and its implications to physical design

We offer a competitive salary for this role, generally ranging from $200,000 to $230,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.

We are seeking a Senior Software Optimization Engineer to join our growing team. Efficient’s Senior Software Optimization Engineer will design, optimize, and deploy applications for the world’s most energy-efficient programmable processor (the “Fabric”). In this role, you will take ownership of complex, performance-critical applications, working closely with Efficient’s compiler team to implement customer requirements, validate software quality, and provide deep technical insight into compiler interactions. This position is a unique opportunity to work on cutting-edge hardware/software co-design, while making an immediate impact in building the next generation of embedded applications.

Key Responsibilities 

• Independently design and implement complex embedded applications based on customer requirements, specifications, and existing code.
• Drive application optimization using Efficient’s compiler and software stack targeting the Fabric.
• Deploy and validate applications on the Fabric across software simulation and FPGA emulation environments.
• Own performance and energy-efficiency analysis, developing benchmarks and methodologies to evaluate applications against customer requirements.
• Identify, reproduce, and distill issues into minimum-viable test cases, conveying precise feedback to the compiler team.
• Collaborate deeply with the compiler team to test, debug, and refine compiler features.
• Contribute advanced optimizations to frameworks and libraries in domains such as DSP and machine learning.
• Provide architectural feedback based on hands-on experience to influence both software and hardware evolution.

Required Qualifications & Experience Requirements 

• Must be an excellent embedded engineer with 8+ years of work experience
• 3+ years of C/C++ experience
• Deep knowledge of at least one embedded platform, such as MSP430, STM32, Ambiq Apollo, PIC32, or similar
• Experience developing and deploying applications under resource constraints
• Experience using non-standard build environments and compiler toolchains, especially for embedded systems
• Experience using industry standard development and debugging tools for embedded development
• Strong attention to detail, good work ethic, ability to work on multiple projects simultaneously, and good communication skills 
• Good problem solving skills

Desired Qualifications & Experience Requirements 

• Experience using LLVM, MLIR, GCC, or a similar compiler framework to develop compiler passes
• Experience building TinyML models and deploying models under severe resource constraints (e.g. limited memory)
• Experience writing optimized BLAS and DSP kernels
• Knowledge of computer architecture

We offer a competitive salary for this role, generally ranging from $160,000 to $210,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.

We are looking for an experienced Design Verification Lead to drive the functional verification of complex SoC/IP designs from specification through tapeout in a newly formed hardware engineering organization. You will own the verification strategy, define methodology standards, build and guide a team of verification engineers, and serve as the final authority on verification quality and sign-off readiness. This role demands a strong blend of technical depth in modern verification methodologies (UVM, embedded C and compiler generated trace driven testing) and the leadership ability to execute across a multi-block chip program on schedul.e The DV Lead will help shape our internal processes for building robust and verified designs, including the company’s second product line, which will scale computing performance and capability, while improving energy efficiency.

This is a unique opportunity to have an influence on our products and processes as we move from the initial stages of product development to market release and scaled volume production.  Join our team and help us shape the future of computing at the edge and beyond!

Key Responsibilities 

• Define the end-to-end verification strategy across block, subsystem, and full-chip levels aligned with tapeout milestones
• Author and review verification plans mapping specifications to features, stimulus strategies(traditional stimulus generation, compiler driven), coverage goals, and sign-off criteria
• Architect scalable UVM-based testbench environments including agents, scoreboards, reference models, and coverage monitors
• Drive constrained-random stimulus development targeting protocol interactions, concurrency, error injection, and corner cases
• Define and close functional coverage models through systematic hole analysis, targeted tests, seed optimization, and regression tuning
• Deploy SystemVerilog Assertions for protocol compliance, interface checks, and design invariants across all simulation runs
• Lead full-chip verification including boot sequences, interrupt handling, DMA flows, power-on reset, and multi-block interactions
• Ensure CDC, RDC, and multi-power-domain verification in coordination with specialist tools and teams
• Debug complex simulation failures spanning multi-block interactions, protocol violations, race conditions, and timing-dependent corner cases
• Own the bug lifecycle — triage, prioritization, tracking, fix verification, and cross-functional resolution with RTL designers and architects
• Manage the regression framework — defining suites, maintaining stability, optimizing throughput, and integrating with CI/CD pipelines
• Coordinate simulation-to-emulation handoff ensuring verification collateral transitions effectively to emulation environments
• Collaborate cross-functionally with Compiler Team, RTL design, DFT, physical design, and post-silicon validation teams
• Lead, mentor, and grow the verification engineering team while maintaining a high quality bar through rigorous reviews
• Represent verification readiness in tapeout sign-off reviews and program-level decisions

• Support running gate-level simulations as part of design signoff.
• Assist in building a verification dashboard to quickly understand where a design is in the verification process and to identify regressions.

Required Qualifications & Experience 

• Education: Bachelor's or Master's/PhD degree in Electrical Engineering, Computer Engineering, or a related field.
• Experience: 10+ years of progressive experience in ASIC/SoC design verification, with at least 3 years in a lead role owning verification strategy, sign-off, and team execution.
• UVM Mastery: Deep expertise in UVM-based testbench architecture and constrained-random verification methodology — not just usage, but architectural decision-making and optimization.
• SystemVerilog: Advanced proficiency in SystemVerilog for verification including classes, constraints, functional coverage, assertions (SVA), interfaces, and packages.
• Coverage Closure: Demonstrated track record of driving functional and code coverage to tapeout sign-off on complex, multi-million-gate SoC/ASIC designs.
• Debug Skills: Proven ability to debug deeply complex simulation failures spanning multiple design blocks, protocols, and abstraction levels.
• SoC Architecture: Strong understanding of modern SoC building blocks — processors (ARM, RISC-V), interconnects (AMBA AXI/ACE/CHI), memory controllers, DMA engines, interrupt controllers, and standard peripherals.
• Scripting & Automation: Proficiency in Python, Perl, or Tcl for test automation, log analysis, coverage post-processing, and regression flow development.
• Communication: Clear and effective communication of verification status, risk, and trade-offs to technical peers and program leadership.

We offer a competitive salary for this role, generally ranging from $200,000 to $230,000, along with meaningful equity and comprehensive benefits. The final compensation package will be based on your experience and location, with some flexibility to ensure we align with the right candidate.